INTRODUCTION
The Columbus Man-Tended Free-Flyer (MTFF) laboratory is a part of the Columbus project of the European Space Agency (ESA). It is mainly an automated, self-contained space station, consisting of two parts.
The resource module will carry all resources and services necessary for its operation, such as power, communications, attitude control, and electrical support systems. The pressurized module will provide the laboratory facility for the material and life science experiments. The Free-Flyer will be able to dock to either the International Space Station or the spacecraft Hermes. Astronauts will then be able to enter the spacecraft and work in the pressurized module.
Since the MTFF will be an autonomous spacecraft, it needs to have an independent power system. A schematic overview of the power system of the Free-Flyer is shown in Fig. 1 . Three different sources of power are available: the solar arrays, the nickel-hydrogen batteries, and power supplied via the external input of the system. The energy is distributed to the payloads via a regulated bus. For large systems with many payloads as in the case of the MTFF system, the regulated bus systems is the preferred approach. The method of regulating the power flow from the different energy sources is identified as domain control. There are four domains of regulation: (S)hunt, (C)harge, (D)ischarge and (E)xternal power source domain. The main bus voltage of the system is sequentially controlled in one domain at a time. The control system compares the bus voltage to a reference voltage and the resulting error signal determines in which domain the power system will be operating. More information on the power system is found in [1] [2] [3] .
In the (C)harge domain, the charging of the batteries is controlled depending on the amount of power available from the solar array or an external power source. The battery charge regulator (BCR) directly controls the main bus voltage and at the same time charges the batteries with the surplus of electrical energy available from the solar arrays. The unusual feature of this BCR application is that the bus voltage control has to be applied at what would normally be considered the input port of the regulator.
All four controllers of the various domains regulate the bus voltage by controlling their current. The current is set by the error voltage from the error amplifier. This means that the controllers have a specific conductance. The conductances for the different controllers are made identical to simplify the stabilization of the four different control loops. The same error amplifier can be used for all four controllers.
The preferred method for controlling power regulators used in modern space power systems is pulsewidth modulated (PWM) Conductance Control [4] . This method allows a simple first-order control, perfect current sharing of parallel converters and provides inherent overload protection. To achieve the input conductance control for this application, current sensing is applied to the input port. With proper design of the current loop, the regulator acts like a voltage-controlled current sink, resulting in a first-order control of the bus voltage.
SPECIFIC REQUIREMENTS FOR THE BCR
The BCR of the MTFF power system consists of twelve units connected in parallel. These units are converters with their control loops to convert power from the main bus to the batteries. For the analysis it is not necessary to consider the twelve units in parallel. The BCR application is simplified by reducing it to one unit. This means that the solar array current, load, and bus capacitor are also scaled down. The system of one BCR unit is illustrated in Fig. 2 .
The specific requirements for one BCR unit are presented in Table I . These values are presented and explained in [5] . Some of the requirements are standardized by ESA and can be found in [6] .
The impedance Z b of the voltage-regulated bus shall be below the impedance mask as presented in Fig. 3 . The maximum impedance is calculated from the constraint that there shall be 1% ac bus voltage 
The frequency range of the bus impedance mask is presented in Table II . The minimum required value for the bus capacitor is 
A NOVEL TOPOLOGY FOR THE BCR
Because the battery voltage is always lower than the bus voltage in this application, a step-down converter must be employed. As input current sensing will be applied to regulate the input current, the input current must be continuous. This suggests the use of a conventional buck converter with an input filter as shown in Fig. 4 .
In the next section it will be demonstrated that the small-signal transfer function H(s) of the duty ratio to the input current i in of the applied converter determines the behavior of the control loop (see (10)). It is discussed there that this function should behave as a first-order function for high frequencies, to realize a stable PWM conductance control loop.
The input current i in of the buck converter with input filter flows through the input filter inductor resulting in a second-order behavior of the small-signal transfer function H(s) of the duty ratio d to the input current i in for high frequencies. When applying the buck converter with input filter of Fig. 4 in the BCR application of Fig. 2 , this function is found as:
where s is the Laplace operator and D, V 1 , I 1 , and I 2 are the steady state values of the duty ratio d, the voltage v 1 across capacitor C 1 and the currents i 1 and i 2 through the inductors L 1 and L 2 , respectively. This function behaves as a second-order function for high frequencies:
This means that the buck converter with input filter cannot be used for this application. The second-order behavior of this function will result in an unstable operation of the PWM conductance control loop (see next section).
A study was performed on the use of new converter topologies for the BCR application [5] . The study proposes to use the novel topology depicted in with input filter, where the input filter inductor L 1 has been relocated to the return line. This topology has been mentioned in the classifications of topologies in [7, 8] . According to [7, 8] , the steady state behavior of this topology is the same as that of the buck converter with input filter.
The small-signal transfer function H(s) of the duty ratio d to the input current i in for this topology in the BCR application is found as
where
This function behaves as a first-order function for high frequencies:
The influence of the second-order input filter on the small-signal transfer function H(s) of the duty ratio d to the input current i in is now completely avoided for high frequencies.
Capacitor C 1 is calculated such that the voltage ripple ¢V 1 across the capacitor is not more than 1% of the maximum voltage across it. The voltage V 1 across capacitor C 1 equals the bus voltage V bus . This gives
= 15 100 10 3 1:2 0:525(1 ¡ 0:525) = 31 ¹F (7) where D min is the minimum duty ratio for the steady state operation:
Inductor L 2 is calculated such that the battery current ripple does not exceed the maximum value presented in Table I . This gives 
The input filter inductor L 1 is determined at the end of the next section.
PWM CONDUCTANCE CONTROL FOR THE BCR
PWM conductance control is used by ESA in its space programs for PWM-type regulators [4] . This method is a conventional PWM modulation technique based on the averaged value of the current. The advantages compared with other techniques are its relatively simple design, the noncriticality of components, and the simple conversion to integrated-circuit technology.
The general concept of PWM conductance control is a voltage-controlled current sink which is used to control a desired output function. For the BCR application shown in Fig. 2 , the desired output function is the bus voltage v bus as shown in Fig. 6 . The unusual feature of this type of control in the BCR application is that what would normally be considered the input port of the regulator is being controlled while the output is supplying energy to the batteries.
The BCR acts as a voltage-controlled current sink with a conductance G. The input current i in of the BCR is adjusted by the control voltage v c . This is established by a simple voltage feedback loop. The bus voltage is compared with a reference voltage V ref via a voltage divider K. The resulting error signal multiplied by a gain A v is then employed to adjust the controlled current sink. Thus, the bus voltage is regulated by controlling the current drawn from the bus by the BCR.
This type of control is a first-order control which is very uncomplicated and stable. Another benefit is the ability to employ parallel power stages. The BCR units have the same transconductance and the same control voltage and thus have the same input current. Current sharing is ensured. Another advantage is the system overload protection as a result of the inherent current limitation.
Current Loop
The control loop to convert the BCR converter topology into a controlled current sink is shown in Fig. 7 . The input current i in is measured with a current sensor having a characteristic R s . The output voltage of the current sensor R s i in is subtracted from the control voltage v c and multiplied by a constant amplification A i . The resulting error signal v e is compared with a sawtooth voltage v s . The comparator C provides the duty ratio modulation signal d which drives the active switch of the BCR converter.
The loop gain T i of the current loop can be found as
The function H(s) is the small-signal transfer function of the duty ratio to the input current of the converter, as discussed in the previous section. It is clear that this function depends on the topology used for the BCR. V s is the peak-to-peak value of the sawtooth voltage.
The transconductance G i of the current loop is given by
is the conductance of the regulator. Equation (11) shows that for a large loop gain T i , the transconductance G i equals the conductance G while for a small loop gain the transconductance equals G times the loop gain. The behavior of the loop gain is completely established by the transfer function H(s).
To obtain a stable current loop, this function should behave as a first-order system around the bandwidth of the transconductance. The best way to achieve this is to have a transfer function with n poles (the order of the converter) and n ¡ 1 zeros. The poles and zeros should be located at least one decade below the transconductance bandwidth. The function behaves then as a first-order function for frequencies around the bandwidth and higher, because of the extra pole. The result is a phase margin of almost 90 ± . As shown by (6), the transfer function H(s) of the topology of Fig. 5 behaves as a first-order function for high frequencies. Applying this topology with the current loop as shown in Fig. 7 , the transconductance G i (s) can be described as a first-order function. Thus the current loop modifies the 4th-order converter topology into a first-order current sink.
When the current amplifier gain A i is increased, the bandwidth of the current loop increases. However, the amplifier gain is limited and so is the bandwidth. This is due to the fact that the amplifier amplifies the current ripple, resulting in a ripple on the error voltage. Fig. 8 shows the error signal v e and the sawtooth voltage v s and the resulting duty ratio signal d. We can see in Fig. 8 that the slew rate of the error signal should not exceed the slew rate of the sawtooth, otherwise the intersection between both signals will be undefined, resulting in unstable operation.
The slew rate of the symmetrical sawtooth signal is ¢v s ¢t = 2f s V s :
The slew rate of the error voltage is
where ¢i in =¢t is the slew rate of the input current.
Comparing (13) and (14) results in the maximum value for the current amplification:
The maximum value is dependent on the worst case slew rate of the input current. In the case of a conventional ramped sawtooth its slew rate would be f s V s resulting in a maximum amplification of half the one given by (15). The bandwidth of the current loop is then half of the bandwidth obtained with a symmetrical sawtooth. The worst case current slope of the input current i in of the novel topology of Fig. 7 is found as
since inductor L 1 is a filter inductor having no current ripple and thus the slope of current i 1 is zero. The amplification of the amplifier of the current loop is found with (12), (15), and (16): where the peak-to-peak voltage of the sawtooth signal V s = 5 V. For high frequencies, the transfer function H(s) is approximated by (6) . The bandwidth f bw,i of the current loop can be calculated from (6), (10), (11), and (17) as 
An integrator is added to the current amplifier to increase the gain for low frequencies.
Voltage Loop
The voltage loop has already been described at the beginning of this section and is shown in Fig. 6 . The voltage loop gain T v is
The voltage amplification K v is
Since KA v GR is usually larger than one, the term of one in (20) can be neglected. This results in
The bandwidth of the voltage loop is
From (21), it follows that the system behaves like a first-order system, provided that the transconductance G i (s) is constant and can be replaced by G. As (11) shows, this is not the case. To reduce the effect of the pole of the current loop, the bandwidth frequency of the voltage loop should be selected one decade lower than the bandwidth frequency of the current loop.
The input or bus impedance of the regulator is derived from Fig. 6 and (22) as
This impedance should comply with the impedance mask given in Fig. 3 . Therefore an integrator is added to the voltage amplifier. This results in a bus impedance of
where f zv is the frequency of the integrator zero.
Comparing (24) with the bus impedance mask shown in Fig. 3 , it shows that the zero of the integrator must be higher than 100 Hz, the bandwidth of the voltage loop lower than 10 kHz, and:
This gives the minimum gain of the voltage amplifier as
The conductance G is provided in Table I . The feedback factor K depends on the reference voltage used. The reference voltage is usually created by a Zener diode. A Zener diode of 6.4 V is used. This gives
The minimum amplifier gain is then: 
The integrator in the voltage loop improves the static and dynamic response of the system. The steady state error is reduced to zero. The response will be faster for a smaller time constant or a higher frequency of the integrator zero. The frequency of the zero should be a decade lower than the bandwidth frequency of the voltage loop. The effect of the zero on the phase margin is then less than 6 ± . The minimum phase margin of the voltage loop is given by the design constraints as 60 ± . When the phase margin is larger, the response of the voltage loop can be made faster by 
The bus capacitor is calculated from (22), (28), and (29) as This value is a larger value than the minimum required as given in Table I . Filter inductor L 1 has no current ripple. Therefore its inductance cannot be easily determined as with inductor L 2 . The value of the inductance is determined with the use of simulations [9] . Fig. 9 shows a simulation of the current loop gain. The peak in the loop gain at higher frequencies shifts to the right when the inductance of inductor L 1 is decreased. The inductance has been chosen such that this peak occurs at a frequency a decade below the bandwidth of the current loop, so that the phase margin of the current loop gain is not decreased by more than 5
± . This resulted in L 1 = 80 ¹F.
EXPERIMENTAL RESULTS
A breadboard of the novel topology including the complete PWM conductance control loop has been built. A metal-oxide semiconductor field effect transistor (MOSFET) of the type IRF 250 is used for the active switch. The passive switch consists of two 1N5826 diodes in series for reasons of redundancy. The solar array is simulated by a High Power Solar Array Simulator from Brentec/Eolas, with a maximum current capability of 10 A. The battery is simulated by a High Power Battery Simulator also from Brentec/Eolas. It can either deliver or sink a maximum current of 20 A for a voltage between 30 V and 100 V. The bus load is simulated by a Hewlett Packard 6051A electronic load. The measurements are established under nominal conditions. The solar array simulator is set at its maximum of 10 A. The electronic load is set at a resistance of 48 −, dissipating a current of 120=48 = 2:5 A. The nominal input current is then 7.5 A. The bus ripple voltage was measured to be below 10 mV, much lower than specified in Table I . The peak-to-peak spike voltage due to the switching was measured to be around 1 V.
The current and voltage loop gains are measured with a Hewlett Packard 4194A impedance/gain-phase analyzer. They are shown in Figs. 10 and 11.
The current loop response is measured without the integrator at the current amplifier A i . It appears to be very difficult to measure it with the integrator. The bandwidth of the current loop is the same as the cross-over or 0 dB frequency of the open current loop. The marker in Fig. 10 , shows that the bandwidth is 36.1 kHz, which is close to the calculated value of (18). The phase margin is 82:4 ± . The voltage loop response in Fig. 11 is measured with the integrators at both the current and the voltage amplifier. The bandwidth is 3.3 kHz, which is lower than the value resulting from (29). The phase margin is 82 ± , ensuring a stable first-order control. The bus impedance is measured by applying a sine modulation of 1 A to the load current. The measured impedance is shown in Fig. 12 . The impedance mask shown in Fig. 3 is also indicated in Fig. 12 . The bus impedance of the regulator stays below the impedance mask. The maximum measured impedance is 310 m−. The responses of some transients in the time domain are shown in Figs. 13 and 14. A 50% current modulation (3.75 A) is applied at the load current with a frequency of 100 Hz. Fig. 13 shows the response of the bus voltage and Fig. 14 shows the response of the input current. The bus voltage variation is 1 V, which is less than 1% of the bus voltage (1.2 V). The responses demonstrate the first-order behavior of the control.
The efficiency of the converter has been measured and is shown in Fig. 15 . The efficiency of the converter is higher than the required efficiency of 92%. No snubber circuits for the switches and no additional damping circuits have been used. The power dissipation of the control circuitry has not been taken into account either. The power consumption of the control circuitry is less than 3 W.
CONCLUSIONS
A BCR has been designed and built for the Columbus MTFF power system. Because this application has the unusual feature of input conductance control, a conventional buck converter with an input filter as shown in Fig. 4 , could not be used. This resulted in a unstable current loop. A study was made to find an alternative suitable topology which is shown in Fig. 5 . This topology is an elementary modification of the buck converter with input filter where the filter inductor is relocated to the return or ground line. PWM conductance control can be applied at the input of the converter. The current loop is stable and the overall behavior of this converter is of the first order.
